Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claims 1-16 (canceled)

Claim 17 (currently amended): A method for identifying a data packet in a data stream in which

a d.c. voltage quota for a demodulated digital input signal is calculated in that the input

signal is scanned in order to generate a sequence of scanned values eorresponding to the input

signal and from a selected number of the sequence of scanned values the d.c. voltage quota of the

input signal is calculated;

a k-bit word is allocated to the input signal for that for each symbol of the input signal

corresponding to a bit, a bit value is determined as a function of the d.c. voltage quota;

the k-bit word corresponding to the input signal is compared with an expected k-bit

synchronization word in order to determine a correlation value; and

a packet identification signal is generated if the correlation value is greater than a

correlation threshold value; and wherein

the d.c. voltage quota of the input signal is calculated again after each scan of the input

signal at least until the correlation value determined by comparison of the k-bit word

corresponding to the input signal with an expected k-bit synchronization word is greater than the

correlation threshold value.

Claim 18 (currently amended): The method according to Claim 17, wherein after a packet

identification signal has been generated, the corresponding correlation value is stored and

scanning of the input signal, calculation of the d.c. voltage quota, and comparison of the k-bit

word corresponding to the input signal-with an expected k-bit synchronization word to determine

the correlation value is are still continued for a predetermined period of time and a new packet

identification signal is generated if a newly determined correlation value is greater than the

correlation threshold value and greater than the previously determined stored correlation value.

Page 2 of 11

Claim 19 (currently amended): The method according to claim 18, wherein to determine the k-

bit word corresponding to the input signal, the input signal is scanned in order to generate a

sequence of scanned values corresponding to the input signal and a bit value is allocated to each

scanned value of a selected multiplicity of scanned values as a function of the d.c. voltage quota

of the input signal.

Claim 20 (currently amended): The method according to claim 19, wherein the input signal is

scanned at a frequency which is chosen in such a way that an the-over-scanning rate is at least

equal to two, that therefore at least two scanned values are determined for each symbol and to

form the k-bit word corresponding to the input signal in each case only one scanned value per

symbol is selected.

Claim 21 (currently amended): The method according to Claim 18, wherein the

multiplicity of scanned values for forming the k-bit word corresponding to the input signal is

selected from the sequence of scanned values in such a way that the selected scanned values

within the sequence in each case are substantially the same distance apart.

Claim 22 (previously presented): The method according to claim 21, wherein the number of

scanned values for calculating the d.c. voltage quota of the input signal is chosen in such a way

that the scanned values correspond to areas in the expected k-bit synchronization word which

substantially have the same number of bits with the value 0 and bits with the value 1 and the d.c.

voltage quota is calculated as an average value of the scanned values.

Claim 23 (currently amended): The method according to Claim claim 22, wherein the number of

scanned values for calculating the d.c. voltage quota consists of at least one group of scanned

values in direct succession to one another, which correspond to successive symbols.

Page 3 of 11

Response dated February 3, 2006

Reply to Office Action of November 10, 2005

Claim 24 (currently amended): The method according to Claim claim 22, wherein the number of

scanned values for calculating the d.c. voltage quota consists of two groups of scanned values,

which are separated from one another by scanned values.

Claim 25 (currently amended): A device for identifying data packets in a data receiving stream

with a delay line which has a number of storage places, in which scanned values of a

demodulated digital input signal are stored in series, a d.c. voltage quota determining circuit,

which is connected to the delay line in order to calculate a d.c. voltage quota of the input signal

as an average value of a selected number of the scanned values comprising:

a decoding circuit connected to the delay line and the d.c. voltage quota determining

circuit which compares a multiplicity of the scanned values with the d.c. voltage quota in order

to allocate a bit value to each scanned value and in this way to form a k-bit word corresponding

to the input signal;

a comparison and correlation calculating circuit which compares the k-bit word

corresponding to the input signal with an expected k-bit synchronization word and calculates a

correlation value for the k-bit word corresponding to the input signal; and

a correlation value comparison circuit which compares the correlation value supplied by

the comparison and correlation calculating circuit with a correlation threshold value in order to

supply a packet identification signal if the correlation value is greater than or equal to the

correlation threshold value; and wherein

the decoding circuit comprises a multiplicity k of comparison circuits, to which in each

case is applied the d.c. voltage quota and each of which is connected to one of the storage places

of the delay line in order to compare the respective scanned value with the d.c. voltage quota and

to determine a bit value, so the k-bit word corresponding to the input signal is applied to outputs

of the decoding circuit.

Claim 26 (currently amended): The device according to Claim 25, wherein the number of

storage places of the delay line corresponds to the number k of bits in the k-bit synchronization

Page 4 of 11

Response dated February 3, 2006

Reply to Office Action of November 10, 2005

word multiplied by the an over-scanning rate, in other words with the number of scanned values

per symbol.

Claim 27 (currently amended): A device for identifying data packets in a data receiving stream

with a delay line which has a number of storage places, in which scanned values of a

demodulated digital input signal are stored in series, and a d.c. voltage quota determining circuit,

which is connected to the delay line in order to calculate a d.c. voltage quota of the input signal

as an average value of a selected number of the scanned values comprising:

a decoding circuit connected to the delay line and the d.c. voltage quota determining

circuit which compares a multiplicity of the scanned values with the d.c. voltage quota in order

to allocate a bit value to each scanned value and to form a k-bit word corresponding to the input

signal;

a comparison and correlation calculating circuit which compares the k-bit word

corresponding to the input signal with an expected k-bit synchronization word and calculates a

correlation value for the k-bit word corresponding to the input signal; and

a correlation value comparison circuit which compares the correlation value supplied by

the comparison and correlation calculating circuit with a correlation threshold value in order to

supply a packet identification signal if the correlation value is greater than or equal to the

correlation threshold value; and wherein

the d.c. voltage quota determining circuit has at least one addition circuit and one division

circuit connected to the output of the addition circuit via a holding element;

one input of the addition circuit is connected to a first storage place of the delay line and

another input is connected to a second storage place of the delay line, which is separated from

the first storage place by a multiplicity of storage places; and

the input, which is connected to the second storage place, is negated and the output of the

addition circuit is fed back to a third input via the holding element, so that with each addition the

result of the preceding addition is added on and wherein a sum supplied by the holding circuit is

divided in the division circuit by a value corresponding to the distance between the storage

places in order to calculate the d.c. voltage quota.

Page 5 of 11

Response dated February 3, 2006

Reply to Office Action of November 10, 2005

Claim 28 (currently amended): The device according to Claim-claim 27, wherein two addition

circuits connected to storage places of the delay line are provided, output signals of which are

supplied to the division circuit via a further addition circuit.

Claim 29 (currently amended): The device according to Claim claim 28, wherein the

comparison and correlation calculating circuit operatively connected to the decoding circuit, and

a register storing the expected k-bit synchronization word, besides and a multiplicity k of

comparison circuits for comparing the k-bit word supplied by the decoding circuit and

corresponding to the input signal-with the expected k-bit synchronization word, has a correlation

element which adds a one for each coinciding bit pair in order to calculate the correlation value.

Claim 30 (currently amended): The method according Claim 17, wherein after a packet

identification signal has been generated, the corresponding correlation value is stored and

scanning of the input signal, calculation of the d.c. voltage quota, and comparison of the k-bit

word corresponding to the input signal with an expected k-bit synchronization word to determine

the correlation value is are still continued for a predeterminable period of time and a new packet

identification signal is generated if a newly determined correlation value is greater than the

correlation threshold value and greater than the previously determined stored correlation value.

Claim 31 (currently amended): The method according to Claim claim 23, wherein the number of

scanned values for calculating the d.c. voltage quota consists of two groups of scanned values,

which are separated from one another by a multiplicity of scanned values.

Claim 32 (currently amended): The device according to Claim claim 26, wherein the decoding

circuit comprises a multiplicity k of comparison circuits, to which in each case is applied the d.c.

voltage quota and each of which is connected to one of the storage places of the delay line in

order to compare the respective scanned value with the d.c. voltage quota and to determine a bit

Page 6 of 11

Response dated February 3, 2006

Reply to Office Action of November 10, 2005

value, so a k-bit word corresponding to the input signal is applied to outputs of the decoding

circuit.

Claim 33 (currently amended): The device according to Claim-claim 26, wherein the d.c. voltage

quota determining circuit has at least one addition circuit and one division circuit connected to

the output of the addition circuit via a holding element, wherein one input of the addition circuit

is connected to a first storage place of the delay line and another input is connected to a second

storage place of the delay line which is separated from the first storage place by a multiplicity of

storage places; and

the input which is connected to the second storage place is negated and the output of the

addition circuit is fed back to a third input via the holding element, so that with each addition the

result of the preceding addition is added on and wherein the sum supplied by the holding circuit

is divided in the division circuit by a value corresponding to the distance between the storage

places in order to calculate the d.c. voltage quota.

Claim 34 (currently amended): The device according to Claim-claim 25, wherein the d.c. voltage

quota determining circuit has at least one addition circuit and one division circuit connected to

the output of the addition circuit via a holding element, wherein one input of the addition circuit

is connected to a first storage place of the delay line and another input is connected to a second

storage place of the delay line which is separated from the first storage place by a multiplicity of

storage places; and

the input which is connected to the second storage place is negated and the output of the

addition circuit is fed back to a third input via the holding element, so that with each addition the

result of the preceding addition is added on and wherein a sum supplied by the holding circuit is

divided in the division circuit by a value corresponding to the distance between the storage

places in order to calculate the d.c. voltage quota.

Page 7 of 11

Response dated February 3, 2006

Reply to Office Action of November 10, 2005

Claim 35 (new): The method according to claim 22, wherein the number of scanned values for

calculating the d.c. voltage quota includes at least one group of scanned values in direct

succession to one another, which correspond to successive symbols.

Claim 36 (new): The method according to claim 25, wherein the number of scanned values for

calculating the d.c. voltage quota includes two groups of scanned values, which are separated

from one another by a multiplicity of scanned values.

Claim 37 (new): The method according to claim 22, wherein the number of scanned values for

calculating the d.c. voltage quota includes two groups of scanned values, which are separated

from one another by scanned values.

Page 8 of 11